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Abstract: The second evaluation of the CD addressable drums was 
performed on 13 July 1955. Drum operation has im-
proved since the last evaluation on 20 May 1955, but 
noise problems existing in the drum system caused a 
prohibitive number of drum parity alarms and error 
halts during the evaluation test run. 
Records indicate that the reliability of the central 
computer has increased rapidly during the past two 
months. The computer was operable about 9 5$ of the 
assigned time and the time between failures was 8.4 
hours during the period of 2-16 July 1955. 
Margins on the central computer circuits and drum cir-
cuits are adequate except for cFF's used in counting 
applications. 
A device to sense transients and drift on power supply 
lines is needed on XD-1. This device is being design-
ed for installation in XD-1. 
The main difficulties noted during the evaluation were 
noise problems in the drum system and lost time re-
sulting from difficulties in the power supplies and 
power supply distribution system. 
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I. Physical and Logical Status of XD-1 
The drum entry section of the manual input frame has been con-
nected to the drum system since the last XD-1 evaluation was made. 
This section contains the manual input card machines and is through 
system tests. The core input section of the manual input frame is 
still undergoing system tests. 
The OD sides of the MI and DD drums are through system tests, 
as are the CD sides of all drum fields. This evaluation covered 
just the CD side of the addressable fields and the card machine 
inputs to the manual input system. 
Program RCC 03 was run during this evaluation. This program 
tests certain sections of the central computer that we have not 
been able to test before. 
Core Memory II has been fixed so that it will work when RMM 204 
(worst pattern) is run. 
The "master reset" button no longer causes the card reader to 
feed one card when the card reader is "ready". 
The "air" and "temperature" alarms are still not connected to 
XD-1. Some of the alarm and power supply indicator lights that are 
connected are so dim that they cannot be seen. 
Except for these changes, XD-1 has not changed since the last 
evaluation (see 6M-3669), 
II. Reliability 
In order to determine the reliability of the central computer 
portion of XD-1, a study of log book entries has been made and an 
evaluation test run lasting six hours was performed. 
1. Log Book Data 
A summary of the log book data which was placed on IBM 
punched cards for the period of 2-16 July 1955 is as follows: 
Assigned time - 252.93 hrs. 
Lost time - 10.1 hrs. 
Failure or alarms - 29 
Percentage of useful assigned time: 100 x l 2 4 2' 8?)- 9 6 ^ 
( 2t>2»93) 
Mean good-time between f a i lu rem242 .83 h r s . = 8.4 h r s . 
29 f a i l u r e s 
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A comparison of reliability figures for the four evalua-
tion tests performed on XD-1 is as follows: 
Percentage of Usable Assigned Time 
1 March 1955 - 73.5# 
18 March 1955 - 91.5# 
20 May 1955 - 90.4$ 
13 July 1955 - 96.0# 
Mean Good-Time Between Failures 
1 March 1955 - 4.72 hrs. 
18 March 1955 - 3.8 hrs. 
20 May 1955 - 4.2 hrs. 
13 July 1955 - 8.4 hrs. 
A decrease in core memory parity alarms, card machine 
failures and component failures (1% precision resistors) was 
responsible for the increased reliability. Table I shows the 
division of lost time for various failure categories. 
TABLE I 
Lost Time Failures, 2-16 July 1955 
Number of Time Lost Percentage of Total 
Failure Category Incidents (hours) Lost Time (%) 
Mechanical failures 
(motors, clutches, 
relays, etc.) 2 2.75 27.5 
Broken wires, con-
nections, card 
assemblies, etc. 4 2.00 20.0 
Unexplained alarms 






(other than tubes) 
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Data on the reliability of the drum system was not in-
cluded in this report because many unexplained failures 
occurred on the drums and many changes were made on the drum 
system so that records of performance were not useful. For 
these reasons, a special log to be used with the new log sys-
tem has not been issued to the drum section at the present 
time. According to IBM engineers, noise is being introduced 
on the low level signal lines. This interference between 
drum fields was the cause for drum parity alarms and halt 
errors during the evaluation test. 
Power supplies, power control distribution, marginal con-
trol distribution, motor generator switchgear, and a.c. switch-
gear caused 9 interruptions and 14.35 hours of lost system time 
which was not included in the computation of central computer 
reliability. Improvements in these areas are being investi-
gated by the MIT power group. 
2. Evaluation Test Run_- 13 July 1955 
An evaluation test lasting eight hours was conducted on 
the equipment scheduled for test on 13 July 1955. Results of 
this test are presented in Table II, 
TABLE II 












One Fa i lu re : 
RDR 09 (checking a l l CD addressable f i e ld s 
except the radar data f i e lds ) 
1 h r . 10 min-
30 min. 
Fields 05 , 2 1 , 26, 27, and 41 gave drum p a r i t y 
alarms and f i e l d s 05 and 42 had f a i l u r e s which 
were detected by an a r i thmet ic check. 
DDR 01 (checking a l l nine radar data f i e l d s 
using manual mode) 
20 min. 
15 min. 
Three error halts were attributed to a failure 
in bit L5, field 70. 
DDR 01 (sequencing through a l l CD addressable 
f i e l d s ) 
31 min. 
1 min. 
One e r ro r h a l t a t t r i b u t e d to a f a i l u r e i n b i t 
15 , f i e l d 70. 
APPROVED FOR PUBLIC RELEASE. CASE 06-1104.



























(checking drum field switching) 
SY 001 (checking central computer functions) 
I hr. 28 min. 
II min. 
1. A core memory parity alarm occurred. 
2. An unexplained alteration of the state of 
the disconnect flip-flop was noted. 
3. Punched cards failed to check correctly on 
three occasions because of incorrect punch-
ing. 
RCC 03 (checking manual operations) 
58 min. 
11 min. 
1. The continue button failed to operate cor-
rectly on two occasions. It seemed that 
the release time of the continue button was 
somewhat critical. 
2. One failure during read-in was noted. 
3. The printer failed to print H 0 n in three 
positions of one line. 
RCM 03 (checking card punch) 
30 min. 
None 
A core memory pa r i t y occurred as a r e s u l t of 
acc iden ta l drum power switching. 
DMI 10 Cchecking manual input card machines) 
35 min. 
DMI 08 (checking manual input i n t e r l ocks ) 
12 min. 
Percentage of Usable Assigned Time:100 x ( 7 - 2 h r s . - l . 1 3 h r 3 ) g 4 > 5% 
Mean Good-Time Between Fai lures : ^'07_ hf8 , - OQ , 
22 f a i l u r e s «2 8 h r s « 
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3. Group 61 (MIT) Operation of XD-1 
Programmers from Group 61 (MIT) used the central computer 
and AM drums for six hours and thirty-nine minutes during the 
two week period ending 13 July 1955. A summary of compuoer 
operation during this time is included in Table III. 
TABLE III 
MIT's Assigned Time on XD-1 
Lost Time Attributed toi No. of Failures Time Lost 
Core memory parities (unexplained) 2 
Printer 2 
a. Per 73 failed 
b. Spurious X's and W1s were printed 
Interference from drums (power switching 







Percentage of usab le assigned time:100 x ( 6.45 h r s . - 2 h r s . ) _ 
& 6.4 hrs. " 97* 
Mean good-time between failures: 6.25 hrs. 
6 6 f a i lu re s i - 0 4 hra' 
I I I . Margins and Margin History 
For the two week period ending 13 July 19 55 margins were taken 
on the cen t ra l computer, magnetic drums ( a l l CD addressable f i e l d s ) , 
and the drum e n t r y port ion of manual i n p u t s . A l i s t of the programs 
used and the means employed to take margins (manual or automatic) 
are as fol lows: 




DDR 01 ft RDR 09 
DMI 06 
MC-3( Program ft Coatrol Elements) Manual 
MC-2 (Ari thmetic Element) Automatic 
MC-i (Core Memories I ft I I ) Automatic 
MC-5 (Addressable Drum Fie lds) Manual 
MC-6 (Manual Inputs - - Card 
Readers I ft I I ) Manual 
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Margins taken by the automatic or computer control are taken 
to prescribed limits on a weekly basis; margins to failure are 
taken each month. 
Program RAE 01 was modified to decrease the time required for 
each pass. Failure points found by automatic means agreed with 
values found during manual test. 
Some difficulties were encountered when RMM 204 was used for 
marginal checking purposes in either the automatic mode or the man-
ual mode. The margins on core memory were dependent on the speed 
with which the margin was applied. This condition is not as severe 
since the core memories received major improvements during the months 
of June and July. Margins taken by both automatic and manual means 
were in agreement. 
A review of margin check data has shown that the following cir-
cuits failed to meet the arbitrary * 20$ variation of supply voltages 
Lns Description 
23 CD Read-Write Control 
23 CD Information 
38 APC Regis te r 
39 MI Area Discriminator 
52 Real-Time Clock Freq. Div. 
Line 
5 -150 volts 
5 -150 volts 
5 -300 volts 
6 -300 volts 



















I t seems t h a t the cFF's in the APC and the r ea l - t ime clock 
frequency d iv ider have low margins both from the s tandpoin t of 
absolute value and percentage of supply vol tage v a r i a t i o n (only 
6.66$); these margins should be improved. The bFF's in the CD 
read-wri te con t ro l and CD information r e g i s t e r s have low margins. 
These margins, however, seem reasonable for bFF ' s . Margins on the 
MI area d i sc r imina tor cFF's are below the f 20$ c r i t e r i a , but they 
are not too low. 
Margins on the gate tubes in the adder c i r c u i t s , p a r i t y c i r -
c u i t s , and the accumulator have maintained margins of about * 25 
vo l t s and -20 v o l t s . These margins have remained about the same 
s ince the f i r s t XD-1 eva lua t ion . 
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Sense amplifier margins for core memory I have improved and 
they are now *40 and -40 volts as compared to f34 and -19 volts on 
1 June 1955. Margins on the same circuits for core memory II have 
improved from f21 and -23 volts to f45 and -25 volts. Program 
RMM 204 was used for taking these margins. 
An effort is being made to determine the margins of some 
individual lines at the logic level instead of taking margins on 
many logic groups which were expected to have very similar margins. 
IV. Shock Tests 
Tubes and plug-in units on the drum frames and manual input 
frame were tested for shock and vibration. During shock tests on 
the drum, the only failure occurred when a 5965 tube failed during 
tube tapping. This failure was complete enough to warrant a plug-
in unit replacement. A list of the number of plug-in units and 
tubes involved in this test is as follows: 
Plug-in units* 91 
Tubes: 5965«s - 263 
5998's - 41 
2120»s - 157 
A power-off, power-on sequence was performed. All AC and DC 
power was shut down after RAE 01 had been stored in core memory I 
and a pattern of "l's" and "0's" written on fields 02, 10, 20 and 
41. After the power had been off for five minutes, an attempt to 
turn the power on failed. A 5% sensitrol indicated that something 
had not cycled on correctly during the power-on sequence- This 
sensitrol was reset and power was turned on with no other failures 
noted during the power-on phase. 
After all computer power had been restored, an attempt to run 
RAE 01 without reloading showed that the parity bit in address tero 
had changed. This was the only error attributed to core menory due 
to power shut-down. Program RAE 01 ran correctly except for this 
fault. 
A check of information stored on the drums showed that bit L4 
of all fields was in error. These errors occurred in blocks of 
consecutive addresses on the drums. Bit L4 had given trouble be-
fore and it seemed to be a fault in a digit position instead of a 
deficiency in the systems ability to retain information. 
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Diode can assemblies on the magnetic drums were not included 
in the shock tests. This omission was requested by IBM because 
they felt that these assemblies need an improvement in mechanical 
design. 
The 10$ sensitrols on the XD-1 power supplies are not adequate 
for indication of power supply drift because some circuits fail 
with less than a 10$ change in power supply voltage. Also, the 
response of sensitrols is not sufficient to indicate line tran-
sients. A device desinged to furnish adequate monitoring is being 
designed for future use. 
Sometimes the card punch feeds cards and the printer feeds 
paper when computer power is turned on. Additional circuitry can 
be added to remedy this situation which is not a card machine 
failure. 
V. Conclusions 
The reliability of the central computer has i mproved consid-
erable since the evaluation on 2 May 1955. About 95$ of the 
assigned time was useful and failures occurred on the average of 
about every 8.4 hours. No excessive component failures in the 
central computer area were noted and margins seemed to be adequate 
except for cFF's used in counting applications, both in the drums 
and in the central computer. 
All of the drum programs ran successfully but they could not 
run for any extended period because of error halts and drum parity 
alarms. These failures indicated that switching interference 
caused by switching on the output buffer drum fields is prohibi-
tive and must be corrected before the system will operate reliably. 
The drum was able to retain information during a power-off, 
power-on sequence on all bits except L4. 
The card entry portion of the manual inputs operated without 
failure during the evaluation test. 
Diode cans in the drum frames require additional support to 
insure mechanical stability. 
A devioe to monitor the supply voltages for variations less 
than f 10$ of the supply voltages is needed and has been ordered 
for xft-1. 
S. L. Thompson f 
SLT;JDCiraf 
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